


F 6.


| DATA (STATE) IN | THRESHOLD VOLTAGE | DATA TO BE WR | ITTEN AND READ |
|-----------------|-------------------|---------------|----------------|
| | OF MEMORY CELL | 2ND PAGE | 1ST PAGE |
| 0 | OV OR BELOW | 1 | 1 |
| 1 | 0.3V~0.5V | 1 . | 0 |
| 2 | 0.8V~1.0V | 0 | 0 |
| 3 | 1.3V~1.5V | 0 | 1 |

FIG.2

| DATA (STATE) IN | THRESHOLD VOLTAGE | DATA TO BE WR | ITTEN AND READ |
|-----------------|-------------------|---------------|----------------|
| | OF MEMORY CELL | 2ND PAGE | 1ST PAGE |
| 0 | OV OR BELOW | . 1 | 1 |
| 1 | 0.3V~0.5V | 1 | 0 |
| 2 | 0.8V~1.0V | 0 | 1 |
| 3 | 1.3V~1.5V | 0 | 0 |




F16.4




| EXAMPLE OF FIG. 3 | NO.OF NECESSARY STEP-UPS | |
|-------------------|--------------------------|-----------------|
| 1ST PAGE WRITING | 13 | (0→1)13 |
| 2ND PAGE WRITING | 16 | (0→2)13 (1→3)16 |
| TOTAL | 29 | |

FIG. 6

| PRESENT INVENTION | NO.OF NECESSARY STEP-UPS | |
|-------------------|--------------------------|----------------|
| 1ST PAGE WRITING | 13 | (0→1)13 |
| 2ND PAGE WRITING | 11 | (0→3)11 (1→2)6 |
| TOTAL | 24 | |



F16.8



F16.9




FIG. 10A

FIG. 10B





FIG. 11



LOAD DATA FROM THE OUTSIDE PROGRAM PROGRAM VERIFY READ ST3 ARE ALL DATA "1"? YES END

FIG. 13A




FIG. 13B




FIG. 14

PROGRAM VERIFY (1ST PAGE)

| STATE | 0 = | STAT | STATE 0 STATE 0→1 | | | DATA IN MEMORY CELL | |
|-------|---------|------|-----------------------------|------|---------|---|--------|
| inhik | oit | Wri | inhibit Write(OK) Write(NG) | Wrin | te (NG) | | |
| A B | bit | A B | A B bit A B bit A B bit | A B | bit | | |
| H | | ٦ | | L | | LOAD DATA (write→L, inhibit→H IN A) | |
| 五 | | | ェ | | | READ AT b' | 1 |
| | <u></u> | | I | | ۔۔۔ | MAKE BIT LINE H WHEN A IS H (VERIFY 1) Verify | Verify |
| Ŧ | _ | エ | I | اد | | LATCH POTENTIAL ON BIT LINE IN A | |

(inhibit=NO WRITING, Write=WRITING, A=LAT(A), B=LAT(B))

F1G. 15




FIG. 16

| | PROGRAM | PROGRAM VERIFY (2ND PAGE) | IND PAGE) | | | | | |
|-------------|-------------|---------------------------|---------------------------------------|-------------|-----------------|------------|--|-------------------------|
| | STATE0 | STATE0→3 | 8 | STATE1 | STATE1→2 | | DATA IN MEMORY CELL | |
| | inhibit | inhibit Write(OK) | Write(NG) inhibit Write(OK) Write(NG) | inhibit | Write(OK) | Write (NG) | | |
| | A B bit | A B bit A B bit | A B bit | A B bit | A B bit A B bit | A B bit | | |
| FIG. 17A H | 王 | | | Н | | | LOAD DATA (write→L, inhibit→H IN A) | LOAD EX- TERNAL DATA |
| | H | ر ر | | H H | Ŧ | | READ AT a | LOAD |
| | H L L | | | II II | H | | LATCH POTENTIAL ON BIT LINE IN B | INTERNAL |
| | | | | | | | | |
| | H L | ٦ <u>٦</u> | | нн | LH | LH | | |
| | HLL | H/7 7 7 | | 1 н н | ННП | ראר | READ AT b' | 1+2 |
| FIG 17B | E L | רר | | H H | н | П Н П | MAKE BIT LINE L WHEN B IS L (VRFY2) | Verify |
| | H H | | | I I I | H H J | H | MAKE BIT LINE H WHEN A IS H (VRFY1) | |
| | H L H | ۲ ۲ | | I I I | I I I | L H L | LATCH POTENTIAL ON BIT LINE IN A | |
| | | | | | | | | |
| | НL | ר ר | ר ר | нн | нT | | | |
| 1 | HLL | нпгн | ררר | 7 н н | ראר | | READ AT b' | က |
| T1G. 1/しょしょ | H L H | LLH | ר ר ר | ннн | L H L | | MAKE BIT LINE H WHEN A IS H (VRFY1) | Verify |
| | нгн | ньн | LLL | ннн | LHL | | LATCH POTENTIAL ON BIT LINE IN A | |

(inhibit=NO WRITING, Write=WRITING, A=LAT(A), B=LAT(B))




FIG. 18




FIG. 19

READ (2ND PAGE)

| STAT | E0,1 | STA | TE2,3 | | | | |
|------|------|-----|-------|-------------------------------------|-----|------|------|
| A B | bit | A E | bit | | | | |
| | L | | L | READ AT b | 2ND | PAGE | READ |
| L | L | L | L | LATCH POTENTIAL ON BIT LINE IN A | | | |

FIG. 20

(A=LAT(A), B=LAT(B))

| | REAL |) (1 | ST | P | AGE) | | | | | |
|----------|----------|------|----|----|------|----------------|-----|--|------|------|
| | STA | TE0 | ST | ΆT | E1,2 | STA | TE3 | | | |
| | A B | bit | Α | В | bit | A B | bit | · | | |
| | | L | | - | L | | Н | READ AT c | 1ST | READ |
| FIG. 21A | L | L | L | | L | H [*] | Н | LATCH POTENTIAL ON BIT LINE IN LAT(A) | | |
| | <u> </u> | | 1 | | 11 | Ι | 11 | DEAD AT a | SNID | READ |
| | L | L | - | | Н | | Н | READ AT a | ZNU | NEAU |
| | L | L | L | | H | Н | L | IF LAT(A) IS H, MAKE BIT LINE L (VRFY1) | | |
| FIG. 21B | L | L | Н | | H | L | L | LATCH POTENTIAL ON BIT LINE IN A | | |

(A=LAT(A),B=LAT(B))




FIG. 22





FIG. 23

| THRESHOLD VOLTAGE DATA TO BE WRITTEN AND READ |
|---|
| OF MEMORY CELL 3RD PAGE |
| OV OR BELOW |
| 0.2V~0.4V |
| 0.50~0.70 |
| 0.87~1.07 |
| 1.11~1.30 |
| 1.47~1.6 |
| 1.70~1.90 |
| 2.0 $\sqrt{2}$.2 $\sqrt{2}$ |

F16.24






FIG. 26